A common technique used in timing closure is seed sweeping”. This is running multiple different seeds to determine which will give the best result for your design. In the past, seed sweeping resulted in large changes in performance. Today, the average change in performance for the latest FPGA technologies is in the ±5% range. Note this can change significantly from FPGA vendor to FPGA vendor and family to family.