A significant consideration for any high-speedcommunications system is the generationof ultralow-jitter, high-speed samplingclocks and their effect on the data conversionprocess. There are two basic componentsto this jitter: One originates from theexternal clock source; the ADC’s clock circuitrycreates the other internally. All jittersources add (in a root-sum-squares manner)and contribute to the overall system’s SNRdegradation:

Respondents listed the most challenging aspects of debugging software on multiprocessor systems as thread locking (31 percent), lack of determinism/bug reproducibility (30 percent) and the fact that breakpoints do not freeze the system (29 percent), Virtutech said. More than half of the respondents indicated that they are using debuggers that do not support multiprocessor development, according to Virtutech.

About Altera Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. For more information, contact Altera.